Architecture of RAM-Accumulator based Multichannel Digital PWM
DOI:
https://doi.org/10.12962/j25796216.v1.i1.9Abstract
Traditional counter based digital Pulse Width Modulator (PWM) has been a straightforward architecture. However, realization of multichannel PWM with such design requires considerable logic gates. A novel architecture of multichannel PWM based on the usage of RAM block and frequency word accumulator is proposed. This architecture is capable of producing numerous channels while maintaining its performance. The design was tested in Microsemi SmartFusion A2F200 Customizable System on Chip, giving the result of 7.73% FPGA usage to produce 48 channels of 380Hz 16 bits PWM. The output performance for test application is acceptable. Keywords: PWM; RAM; accumulator; multichannel; digitalReferences
M. Barr, "Introduction to Pulse Width Modulation," Embedded Systems Programming, p. 103–104, September 2001.
T. Kugelstadt, "Design a Low-Cost PWM Circuit for Single IGBT-Drive Applications," Planet Analog, 2013.
N. S. Corporation, LM555 Timer Datasheet, 2006.
H. Meuth, I. Janiszewski and K. Schade, "Signalgenerator für pulsweitenmodulierte Signale auf rein digitaler Basis". Germany/München Patent DE 10 2005 032 672 A1, 9 February 2006.
H. Meuth, I. Janiszewski and K. Schade, "Phase-Accumulator based Multi-Channel High-Precision Digital PWM Architecture," in 2005 IEEE International Frequency Control Symposium and Exposition, Vancouver, 2005.
Nexperia, 74LV595 Datasheet, 2016.
Microsemi, "SmartFusion Customizable System-on-Chip (cSoC)," Aliso Viejo, USA, 2012.
"SmartFusion FPGA Fabric," Aliso Viejo, USA, 2011.
